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1. Introduction     
 
Resonant tunnelling diodes (RTDs) are very fast non linear circuit elements which have been 
integrated with transistors to create novel quantum devices and circuits. They are today 
considered the most mature type of quantum-effect devices, already operating at room 
temperature, and being promising candidates for future nanoscale integration. The 
incorporation of tunnel diodes into transistor technologies has demonstrated improved circuit 
performance: higher circuit speed, reduced component count, and/or lowered power 
consumption (Mazumder et al., 1998), (Broekaert et al., 1998; Sano et al., 2001; Kawano et al., 
2003). Thus, RTD based circuits has been receiving a great amount of interest in the last years. 
Most of the reported working circuits have been fabricated in III/V materials while Si-based 
tunnelling diodes compatible to standard CMOS fabs are currently an area of active research 
(Sudirgo et al., 2004). In fact, it has been claimed that augmenting CMOS with RTDs could be 
the way to extend the lifetime of CMOS and fully exploiting its huge economical investments 
(Sudirgo et al., 2004). Recent advances in the development of those Si-based RTDs have raised 
a renewed interest on circuit design using RTDs and transistors.  
 
RTDs exhibit a negative differential resistance (NDR) region in their current-voltage 
characteristics. Figure 1a shows it enhancing key parameters for circuit design: peak current 
and voltage, Ip and Vp, and valley current and voltage, Iv and Vv. Three regions are defined 
according to Figure 1a: two regions of positive (I and III) and one of negative (II) differential 
resistance. Circuit applications of RTDs are mainly based on the MOnostable-BIstable Logic 
Element (MOBILE) (Maezawa & Mizutani, 1993; Akeyoshi et al., 1993; Chen et al., 1995; Pacha 
et al., 2000; Avedillo et al., 2006a). The basic MOBILE is a rising edge triggered current 
controlled gate which consists of two RTDs (the load and driver RTDs) connected in series and 
driven by a switching bias voltage (Vbias). When connected in series, RTDs provide multiple-
peak structures in their I-V characteristics, which make it attractive for multiple-valued logic 
(MVL) (Waho et al. 1996; Soderstrom, Andersson, 1998; Seabaugh et al. 1992). MVL circuit 
applications are based on the Monostable-to-Multistable transition Logic (MML) (Waho et al., 
1998), an extension of the binary MOBILE. Logic operation is based on the sequential 
switching (in increasing order of peak current values) of the RTDs connected in series, which is 
produced when the bias voltage rises to an appropriate value. Logic functionality is achieved 
by embedding an input stage (compound-semiconductor transistors, HEMT or HBT) which 
modifies, according the applied input signal, the peak current of some of the RTDs. MML 
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2 
circuits have been mainly applied in communication system, mainly analog to digital 
converters and multiple-valued quantizers embedded on sigma-delta modulators, where their 
high-speed performance is expected to be of the most importance for future commercial 
applications, (Chibashi et al., 2004; Maezawa, 2005; Eguchi, 2005).  
 
Several works have been dedicated to the performance modelling of MOBILE gates (Quintana 
& Avedillo, 2005; Aoyama et al., 2002; Matsuzaki et al., 2004; Uemura & Mazumder, 2002; 
Avedillo et al., 2006b; Quintana et al., 2006) from both a simulation and an analytical point of 
view. However, an analytical approach allows technology independence and reuse. Some of 
these papers (Aoyama et al., 2002; Matsuzaki et al., 2004; Uemura & Mazumder, 2002) have 
studied the maximum operating speed of MOBILE gates. In one of them (Aoyama et al., 2002), 
it is shown that these gates operate properly in a certain frequency range; that is, they exhibit 
both a minimum operating frequency and a maximum one. The frequency range depends on 
the gate fan-out. From the design point of view it should be desirable gates without the 
minimum limit (correct operation from DC up to a maximum frequency). Through extensive 
simulations, a relationship between RTD areas and transistor size that must be satisfied for a 
given MOBILE gate, in a specific technology, to operate properly at very low frequencies can 
be derived. Analytical design constraints for a DC correct operation have been studied in 
(Quintana & Avedillo, 2005) which allow designing MOBILE gates without minimum 
operating frequency problems. In addition, one of the most attractive features of MOBILE-
based circuits, as it is their self-latching operation (which allows pipelining at the gate level, 
and thus very high through-output, without any area overhead associated to the addition of 
the latches), has been shown to be not inherent to the practical circuit topologies employed to 
implement MOBILE circuits (Avedillo et al., 2006b), and some analytical design guidelines 
relating circuit parameters have been developed to avoid the problem (Quintana et al., 2006). 
Successful operation of MML circuits has been demonstrated in (Waho et al., 1998), where 
design of MML ternary inverters and literal gates is addressed. However, an analysis of the 
self-latching capabilities of the MML structure depending on technological parameters has not 
                                     (a)                                                                                              (b) 
Fig. 1. (a) I-V characteristic for a LOCOM RTD (blue) and its linear approach (red) and (b) 
typical structure of a MML ternary inverter. 
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been yet performed. This analysis is crucial to implement quantizers in which the output level 
must be held even if the input changes (Gan & Su, 1997). To analytically study this problem we 
have selected a ternary valued inverter and resorted to piecewise linear descriptions for the 
RTD driving point characteristics, which allow us to obtain relations between RTD and 
transistor parameters that ensure a correct behaviour of the structure. The chapter is organized 
as follows: Section II deals with the operation principle of RTD-based ternary inverters. The 
importance of a correct sizing of the parameters of the structure is analyzed in Section III. The 
relationships between parameters to ensure a proper behaviour are derived in Section IV, and 
simulations results using the LOCOM (Prost et al., 2000) technology are shown in Section V. 
Finally, some conclusions are given in Section VI. 
 
2. Operation Principle 
 
Figure 1b depicts the typical structure of a ternary inverter based on MML composed of four 
series connected RTDs, one transistor, and driven by a switching bias voltage, Vbias). When 
Vbias) rises, RTDs are sequentially switched in increasing order of their peak current values. 
The high value for the bias voltage is selected in order to have two RTDs switched when it is 
applied so that three different output voltages can be observed: a low value when the two 
upper RTDs are switched; a high value when the two RTDs in the bottom are switched and, 
finally, a medium output value when one of the RTDs in the load and another in the driver 
are switched. The HFET provides the logic functionality as its input modulates the drain to 
source current of the transistor, and consequently the effective peak current of some of the 
RTDs, modifying their switching sequence. In our analysis, we have considered three 
specific, feasible voltage values of Vin, the high (VinH), medium (VinM) and low (VinL) 
voltages, associated with the logical “2”, “1” and “0”, respectively.   
A first approach to the operation of the structure by analyzing the switching sequence of the 
RTDs is not suitable to derive relationships among technological and circuit parameters for 
correct operation, as it is our target, since it is difficult to add the effect of the transistor.  
This problem can be efficiently solved by considering that two NDR devices can be 
identified: the load and the driver NDRs (NDRL and NDRD, respectively). The first one, the 
load, is composed of two RTDs (RTDA and RTDB in Figure 1b); the second one, the driver 
NDR, is composed of two RTDs (RTDY and RTDZ) and the transistor TT. The MOBILE 
operation principle can be applied to this structure consisting of two NDR devices. The 
order in which transitions are carried out depends on the relationship between the peak 
currents of each NDR device (Waho et al., 1998).  
The joint I-V driving point characteristic for two non-linear series-connected RTDs is very 
complex and some kind of simplification is needed. To perform an analytical study, the I-V 
characteristic of an RTD has been approximated by a piecewise linear characteristic. Thus, 
simple geometrical considerations allow obtaining their joint I-V representation. Figure 1a 
shows this piecewise linear for the RTD obtained from a nonlinear RTD driving point 
characteristic. Thus, current through the RTD is given by Fig. 1. (a) I-V characteristic for   its linear approach (red) and (b) 
typical structure of a MML ternary inverter.
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been yet performed. This analysis is crucial to implement quantizers in which the output level 
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where V is the voltage applied to the RTD and f 1 the area factor. If two generic piecewise 
linear series-connected RTDs, RTD1 and RTD2, with area factors f1 and f2 respectively (f1 > f2) 
are considered, the new joint I-V characteristic has two peak and two valley voltages (Vp1, 
Vp2, Vv1 and Vv2, as shown in Figure 2a) which can be easily calculated depending on the 
values of  f1,  f2, Ip, Iv, Vp and Vv (Gan & Su., 1997). For example, and concerning the peak 
currents of the new joint I V characteristic, the first one, Ip1, is given by the smallest of the 
individual peak currents (f2Ip) and the second one, Ip2, by the largest one (f1Ip). The approach 
is very good as shown in Figure 2b where the driving point characteristic of two non-linear 
series-connected LOCOM RTDs (with areas Area1=12μm2 and Area2=6μm2) and the 
corresponding joint I-V characteristic from two piecewise linear RTDs which has been 
theoretically obtained, are depicted. The correspondence between peaks and valleys of both 
representations becomes apparent.  
It is easy to prove that for the representation in Figure 2a, the second valley voltage is 
always below the second peak voltage. In order to handle well-defined functions, we have 
made both voltages to be equal and, consequently, the second valley current has been 
changed as the red dotted line in Figure 2a indicates. The I-V characteristic so obtained does 
not include some regions that would appear in the complete representation corresponding 
to two linear series-connected RTDs, but they do not modify the normal operation of the 
inverter. 
The I-V characteristic of both NDRD and NDRL shows two peaks and two valleys. Peak and 
valley voltages and currents in the NDRL are directly obtained from RTDA and RTDB. For 
                                                 
1 In this work, RTDs are supposed to have equal current densities, thus, peak and valley 
currents are proportional to f.  In LOCOM technology, an area factor of 1 corresponds to an 
RTD of area 10μm2. 
 
    
1000
2000
3000
Im
A
0.25 0.5 0.75 1 1.25 1.5 0.75
fload 1.2, fdriver 0.6
 
(a)                                                         (b) 
Fig. 2. (a) I-V characteristic of two series connected RTDs and (b) joint I-V representation 
of two non-linear (in black) and piecewise linear (in red) series-connected  RTDs. 
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NDRD, peak and valley voltages are directly obtained from RTDY and RTDZ, but peak and 
valley currents are modified by the transistor, and calculated by adding to the original 
values (obtained from RTDY and RTDZ) the corresponding amount due to the transistor 
current for the applied input and a drain to source voltage equal to the peak and valley 
voltages of the I-V characteristic obtained from RTDY and RTDZ.  
Due to the existence of two peaks in the I-V characteristic of both NDRD and NDRL, the 
operation of the ternary inverter shows two “transitions”. The relation between the peak 
currents of the driver and the load during the evaluation phase, depending on the value of 
the input voltage, will determine the final value of the output voltage (usually RTD areas 
fulfill the relation AreaA > AreaB > AreaY > AreaZ (Waho et al., 1998)). For example, if 
Vin=VinL, the relation between peak currents in the NDRs must be (Ip1)D < (Ip2)D < (Ip1)L < 
(Ip2)L, where subindex D or L corresponds, respectively, to the driver or the load NDR.  In 
this case, both transitions are due to that RTDs in NDRD, RTDZ and RTDY are the first to 
commute and the output is a ‘high’ level. When Vin=VinM, two possibilities can be found to 
reach a ‘medium’ logical level of the output: (Ip1)D < (Ip1)L < (Ip2)D < (Ip2)L (RTDZ commutes 
before RTDB), or (Ip1)L < (Ip1)D < (Ip2)L < (Ip2)D (RTDB commutes firstly). Finally, for Vin=VinM, 
the relation between peak currents in the NDRs must be (Ip1)L < (Ip2)L < (Ip1)D < (Ip2)D, i.e., the 
first and the second transition are due to the RTDs in NDRL (RTDB and RTDA). 
 
3. The Multistability Disappearance Problem 
In order to show concrete examples we have used a piecewise linear model for the RTDs 
which has been derived from the nonlinear I-V characteristic of RTDs fabricated in the 
LOCOM (Prost et al., 2000) fabrication process. Figures 3a and 3b show the output response 
to input voltage changes from two inverters with different sized transistor. Both of them 
evaluate correctly but, they behave in a different way when the input changes for 
Vbias=VbiasH. In the first case (Figure 3a), a variation of the input has no effect on the output, 
thus, the MML inverter has a correct behaviour. However, for the second inverter (Figure 
3b), with a different sized transistor, a change of the input node voltage from VinM to VinH 
forces the output to change from a medium to a low level (multistability disappearance).  
A good criterion for predicting this problem can be derived through an analysis of the DC 
operation of the ternary inverter (Núñez et al., 2006). By applying the Kirchoff Laws to the 
circuit in Figure 1b, we obtain 
 series seriesRTD,L bias out RTD,D out DS in outI [V - V ] = I [V ] + I [V ,V ]  (2) 
where [ ]seriesRTDI v  and IDS[VGS,VDS] represent the mathematical description of the driving point 
characteristic of two series connected piecewise linear RTDs ( , [ ]seriesRTD DI v  for the driver and 
, [ ]seriesRTD LI v  for the load) and the transistor, respectively.  The set of solutions plotted in the Vin-
Vout plane, gives information about what happens when the input voltage changes its value Fig. 2. (a) I-V characteristic f  i     (b) joint I-V representation of two non-li ear (in black) and piecewise linear (in red) series-connected RTDs.
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where V is the voltage applied to the RTD and f 1 the area factor. If two generic piecewise 
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for a fixed bias voltage. The problem in Figure 3 comes from the disappearance of one (or 
more) of the stable states in the DC solution representation for Vbias=VbiasH, as it will be 
explained in the following. 
Let us consider the disappearance of the highest output level when the input voltage 
increases its value to Vin=VinH  (transition marked as “2” in Figure 3b). This malfunction 
appears when NDRL is biased about its first peak voltage (RTDB is in its peak and 
commutes, forcing a change in the output node), thus, Vout is approximately VbiasH-(Vp1)L. 
Figure 4a depicts the load curve for a properly-sized MML inverter, in which the five 
solutions found have been marked in red and represented in the Vin-Vout plane of Figure 4b. 
Let us consider the case in which the input is fixed at a low value. A malfunction is found 
around Vout≈(Vp1)D when Vin=VinL, which happens when RTDZ reaches its peak voltage, 
increasing the value of the output node. In order to find solutions to Eq. (2) around Vout ≈ 
(Vp1)D it is mandatory that the first peak current of NDRD is above the current of NDRL 
when it is biased with a voltage equal to VbiasH-(Vp1)D (see Figure 4c and 4d). Finally, if 
Vin=VinM, two multistability problems must be analyzed. The first problem, occurs around 
the maximum value of the output, that is, VbiasH-(Vp1)L. To avoid this malfunction, the first 
peak current of NDRL has to be above the current of NDRD when Vout= VbiasH-(Vp1)L. A 
similar reasoning is carried out to deal with the malfunction that appears when it is biased 
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red dotted line marked with “2” (input increasing from Vin=VinM to Vin=VinH), we can check 
that when the input voltage is close to 0.6V, the output falls down to the lowest level. The 
output does not maintain its value and the multistability property is not verified. 
 
4. Critical Dependencies 
 
To guarantee a correct DC operation, we need consider, first, the relations between the area 
factors of the RTDs and the form factor (FF = W/L) of the transistor for a correct evaluation 
of the structure for fixed input voltages. Case of the transconductance is not proportional to 
1/L (as in the HFET), this form factor corresponds to W for a fixed L. If Vin=VinL, the first 
transition is due to RTDZ, thus we must ensure that the first peak current of the driver is less 
than the first peak current of the load. The critical situation appears when the first peak 
current of NDRD is equal to the corresponding one of NDRL. Thus, the first relation between 
parameters comes from: 
 ⋅
1
L
Z p DS in p D B pf I + FF I [V ,(V ) ] < f I  (3) 
 
The second RTD to commute is RTDY, so that second peak current of the driver must be less 
than the first peak current of the load (which is originated by the smallest RTD of the load, 
that is, RTDB). The limit case is obtained when the first peak current of NDRL coincides with 
the second peak current of NDRD. According to this, a new expression for a maximum value 
of FF is derived, 
 ⋅
2
L
Y p DS in p D B pf I + FF I [V ,(V ) ] < f I  (4) 
 
Now, if Vin=VinM, the sequence of commutation of RTDZ and RTDB determines the pair of 
inequalities to be considered.. Only two of these four inequalities need to be used because 
they are the most restrictive constraints,  
 ⋅
2
M
Y p DS in p D B pf I + FF I [V ,(V ) ] > f I  (5) 
 ⋅
1
M
Z p DS in p D A pf I + FF I [V ,(V ) ] < f I  (6) 
 
Finally, for the highest input voltage, the RTD switching sequence is RTDB and then RTDA, 
and the following conditions can be derived, 
 ⋅
1
H
Z p DS in p D B pf I + FF I [V ,(V ) ] > f I  (7) 
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 ⋅
1
H
Z p DS in p D A pf I + FF I [V ,(V ) ] > f I  (8) 
Four restrictions to the feasible set of values of the circuit parameters can be derived 
through the analysis performed in Section III. Figure 6a depicts a Vin-Vout plot for Vin 
increasing from VinL to Vin=VinH, where the intersections with the right ordinate axis 
correspond to feasible solutions to Eq. (2) for the high value of the input. Upper point 
(marked in red) corresponds to a double solution to Eq. (2) and indicates the critical 
situation for which higher values of FF would entail an incorrect behaviour. Thus, an 
expression concerning to a maximum FF is obtained, 
 ⋅
1 1
series H H H
RTD,D bias p L DS in bias p L B pI [V - (V ) ] + FF I [V ,V - (V ) ] < f I  (9) 
When Vin decreases from VinH to VinL, the decision is taken around Vout≈ (Vp1)D (the red point 
in Figure 6b) and must guarantee that the peak current of the driver is under the current of 
the load. Thus, 
 ⋅
1 1
L series H
Z p DS in p D RTD,L bias p Df I + FF I [V ,(V ) ] > I [V - (V ) ]  (10) 
For the medium input voltage, Vin=VinM, two conditions can be derived. A maximum value 
of FF is obtained by considering that the first peak current of the load must be above the 
current through the driver (the critical situation is depicted by means of the red point Figure 
6c), 
 ⋅
1 1
series H M H
RTD,D bias p L DS in bias p L B pI [V - (V ) ] + FF I [V ,V - (V ) ] < f I  (11) 
Finally, the last relationship between parameters is derived by considering that the first 
peak current of NDRD is equal to the current through NDRL (as shown in the red point in 
Figure 6d). 
 ⋅
1 1
M series H
Z p DS in p D RTD,L bias p Df I + FF I [V ,(V ) ] > I [V - (V ) ]  (12) 
  
5. Simulation Results 
 
In order to check our approach we have performed a comparison between our piecewise 
linear theoretical approach and HSPICE simulations using the nonlinear RTD model from 
LOCOM. Eq. 3 to Eq.12 have been employed to analyze how the DC operation of a ternary 
inverter is modified when some key parameters are changed. HFET and RTDs from the 
LOCOM technology have been used. For this technology, the RTD has a peak voltage, Vp, of 
0.21V, the peak current density is 21 KA/cm2 (giving an Ip of 2.1mA for an RTD of area 
factor of 1), and the peak current ratio is about 6.25 at room temperature. The transistor is a 
depletion HFET with threshold voltage -0.2V. Bias and input levels are VbiasH=0.175V, 
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VbiasL=0V, VbiasM=0.3V, and VbiasH=0.65V. HSPICE simulations have been performed by using 
the nonlinear I-V characteristic of individual RTDs. 
To reduce the set of parameters which can be modified, we have defined Δ1 as the difference 
between the area factors of the RTDs from the same NDR and Δ2 as the difference between 
the smallest are factor of  the load and the highest of the driver, that is, Δ1=fY-fZ=fA-fB and 
Δ2=fY-fB. Figure 7a shows the set of constraints from which the theoretically correct operation 
region (the one that guarantees a correct evaluation and multistability preserving operation) 
can be derived for an inverter with fZ=0.6 and Δ1=0.08. Feasible pairs (Δ2,FF) have been 
calculated by varying Δ2, as the shady region indicates. Multistability constraint which 
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 Fig. 6. Vin-Vout plots pointing out the critical (in red) solutions to Eq. (2) when (a) Vin = VinH, 
(b) Vin = VinL  and  (c), (d) Vin = VinM. 
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provides a maximum FF has been represented by a solid line and evaluation constraints by 
different broken lines (providing maximum and minimum FF values). From the figure it is 
apparent the shrinkage of the feasible operation region due to the inclusion of multistability 
constraints. Figure 7b shows only the feasible sets (the feasible region) for two values of the 
difference between fy and fz  (Δ1), 0.01 and 0.20, respectively. Triangles are operation limit 
conditions obtained with HSPICE and the nonlinear RTD models from LOCOM. It can be 
observed the progressive shrinking of the feasible region and the agreement between 
theoretical and simulation results. Practically, for Δ1 > 0.2 there are no inverters with a 
proper behaviour for this value of fZ. In Figures 7c and 7d the effect of a modification of fZ is 
analyzed. A very close correspondence between both theoretical and simulation results can 
be also observed.  
Figure 8a depicts feasible areas of correct operation when Δ1=Δ2=Δ for different values of fZ, 
where the feasible region is widen when fZ increases its value. Finally Figures 8b and 8c 
depict pairs (Δ1D,FF) and (Δ1L,FF), that allow a correct DC operation, where Δ1D=fY-fZ and 
Δ1L=fA-fB, (for Δ2=0.1). Small values of Δ1L give narrow regions of correct behaviour, whereas 
an increase of Δ1D shifts up the feasible area of correct DC operation.  
1=0.08
0.6             
1=0.01
1=0.20
 (a)                                                                             (b)             
                                        
       
fZ=0.35
           
fZ=0.45
 (c) (d) 
 
Fig. 7. (a) Set of constraints from which the correct operation region is derived. Grey area 
depicts feasible values of FF vs. Δ2= fB - fY for Δ1= fA – fB = fY - fZ =0.08 and  fZ=0.6. Triangles 
delimit the region given by HSPICE simulations with nonlinear RTD models. Feasible 
(Δ2,FF) pairs for (b) Δ1=0.01 and Δ1=0.20, fZ=0.6. (c) Δ1=0.1, fZ=0.35. (d) Δ1=0.1, fZ=0.45. 
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The effect of the variation of the peak current density, jp, is analyzed in Figure 9a by 
depicting feasible pairs (Δ2,FF) for jp=18, 42 and 66 KA/cm2, and Δ1=0.01. By increasing jp, 
the feasible region is widened and shifts counterclockwise. Finally, Figures 9b and 9c depict 
the correct operation region for two different values of the peak voltage, Vp=0.24 and 
Vp=0.15, respectively, and keeping constant the values of the other parameters. A reduction 
of the final set of feasible pairs (Δ2,FF) is observed while decreasing Vp. HSPICE simulation 
results have been also included.  
 
6. Conclusions 
 
One additional problem to size the MML inverter used in quantizers has been pointed out. 
It is the multistability fault, which can prevent the correct operation of circuits, such as 
quantizers, in which this property is essential. To analytically study the problem, a 
piecewise linear description for the RTD driving point characteristics has been used. A 
procedure to calculate the relationships between circuit parameters in order to obtain correct 
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Fig. 8. (a) Region of correct DC behaviour FF vs Δ =Δ1= Δ2 for fZ={0.5, 1.0, 1.5}. (b) FF vs. Δ1D= fY - 
fZ for Δ1L= fA – fB ={0.1,0.125,0.15} and (c) FF vs. Δ1L for Δ1D={0.1,0.15,0.20}, with Δ2=0.1. 
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DC operating regions has been derived. HSPICE simulations using a nonlinear RTD model 
agree very well with our piecewise approach. 
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Fig. 9. Set of feasible of values of FF vs. Δ2= fB - fY for Δ1= fA – fB = fY - fZ =0.01. (a) Effect of the 
variation of jp. Correct DC operation region for jp={18, 42, 66}KA/cm2. Feasible pairs (Δ2,FF) 
for different values of the peak voltage, (b) Vp=0.24V and  (c) Vp=0.15V. 
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The effect of the variation of the peak current density, jp, is analyzed in Figure 9a by 
depicting feasible pairs (Δ2,FF) for jp=18, 42 and 66 KA/cm2, and Δ1=0.01. By increasing jp, 
the feasible region is widened and shifts counterclockwise. Finally, Figures 9b and 9c depict 
the correct operation region for two different values of the peak voltage, Vp=0.24 and 
Vp=0.15, respectively, and keeping constant the values of the other parameters. A reduction 
of the final set of feasible pairs (Δ2,FF) is observed while decreasing Vp. HSPICE simulation 
results have been also included.  
 
6. Conclusions 
 
One additional problem to size the MML inverter used in quantizers has been pointed out. 
It is the multistability fault, which can prevent the correct operation of circuits, such as 
quantizers, in which this property is essential. To analytically study the problem, a 
piecewise linear description for the RTD driving point characteristics has been used. A 
procedure to calculate the relationships between circuit parameters in order to obtain correct 
 
fZ=1.5 (light grey)
fZ=1.0 (dark grey)
fZ=0.5 (black)
                  
1L=0.1 (light gray)
1L=0.125 (dark gray)
1L=0.15 (black)
     (a)                                                                                  (b) 
 
  
1D=0.20 
1D=0.15 
1D=0.10 
                                            (c) 
 
Fig. 8. (a) Region of correct DC behaviour FF vs Δ =Δ1= Δ2 for fZ={0.5, 1.0, 1.5}. (b) FF vs. Δ1D= fY - 
fZ for Δ1L= fA – fB ={0.1,0.125,0.15} and (c) FF vs. Δ1L for Δ1D={0.1,0.15,0.20}, with Δ2=0.1. 
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DC operating regions has been derived. HSPICE simulations using a nonlinear RTD model 
agree very well with our piecewise approach. 
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